Header PDAdb.net Header
Header New to PDAdb.net?
Main Page PDAmaster PDAchooser PDAcomparer PDAlist Gallery Repository PDAhistory Search

Huawei HiSilicon K3V2 Hi3620 RISC Multi-core Application Processor

Simplified Technical Specifications

Type: HiSilicon K3V2 Hi3620
Manufacturer: Huawei
Year Released: 2012


CPU Structure (complexity): RISC
Width of Machine Word: 32 bit
Primary (RAM) Data bus: 32 bit

Instruction Set

Supported Instruction Set(s): ARMv7
CPU Core: 4x ARM Cortex-A9 MPCore

Clock Frequencies

Recommended Minimum Clock Frequency: 1200 MHz
Recommended Maximum Clock Frequency: 1500 MHz


Level 1 cache per Core: 32KiB data cache / 32 KiB instruction cache
Level 2 cache per Core: 1024 KiB


Semiconductor Technology: CMOS
Minimum Feature Size: 40 nm

Additional Details

Special Features: quad ARM Cortex-A9 Superscalar processor cores, 450MHz 32-bit dual-channel LP-DDR2 SDRAM interface, 480 Mhz 16-core Vivante GC4000 GPU, 1080p30 video encode, 1080p60 video decode, 20 MP camera support
Related Page: http://www.hisilicon.com/
Datasheet Time: Feb 28, 12 14:52:33
Datasheet Views: 43984 views

Jump to top | Contact | Database Licensing | Banner & Text Link Advertising | Help | Privacy Policy | PDAdb.net Micro Edition (c) 2006-2016 PDAdb.net All rights reserved. | PDAdb Engine: v1.7.90 (2012/02/25)  pdadb.net | smartphonedb.net | smartphonedb.com | tabletdb.net