Header PDAdb.net Header
Header New to PDAdb.net?
Main Page PDAmaster PDAchooser PDAcomparer PDAlist Gallery Repository PDAhistory Search

Apple A5 APL0498 RISC SoC

Simplified Technical Specifications

Type: A5 APL0498
Manufacturer: Apple
Year Released: 2011
Codename: S5L8940
Predecessor: 32bit Samsung-Intrinsity Apple A4 APL0398


CPU Structure (complexity): RISC
Width of Machine Word: 32 bit
Primary (RAM) Data bus: 64 bit

Instruction Set

Supported Instruction Set(s): ARMv7

Clock Frequencies

Recommended Minimum Clock Frequency: 800 MHz
Recommended Maximum Clock Frequency: 1200 MHz


Level 1 cache per Core: 32KiB data cache / 32 KiB instruction cache
Level 2 cache per Core: 512 KiB


Semiconductor Technology: CMOS
Minimum Feature Size: 45 nm

Additional Details

Special Features: dual ARM Cortex-A9 Harvard Superscalar processor core, 64/32-bit Multi-layer AHB/AXI bus, ARM TrustZone, ARM NEON SIMD engine, 512MB dual-channel (64-bit) 266 MHz LPDDR2-1066 SDRAM, NAND flash, moviNAND, SATA, eMMC interface, embedded GPS module, HDMI, triple display controller, 1080p video encode, 1080p video decode, audio subsystem, PowerVR SGX543MP2
Datasheet Time: Mar 5, 11 10:58:05
Datasheet Views: 32218 views

Jump to top | Contact | Database Licensing | Banner & Text Link Advertising | Help | Privacy Policy | PDAdb.net Micro Edition (c) 2006-2016 PDAdb.net All rights reserved. | PDAdb Engine: v1.7.90 (2012/02/25)  pdadb.net | smartphonedb.net | smartphonedb.com | tabletdb.net