Header PDAdb.net Header
Header New to PDAdb.net?
Main Page PDAmaster PDAchooser PDAcomparer PDAlist Gallery Repository PDAhistory Search

Ingenic Jz4770 RISC Application Processor

Simplified Technical Specifications

Type: Jz4770
Manufacturer: Ingenic
Year Released: 2011


CPU Structure (complexity): RISC
Width of Machine Word: 32 bit
Primary (RAM) Data bus: 32 bit

Instruction Set

Supported Instruction Set(s): MIPS32
CPU Core: MIPS XBurst

Clock Frequencies

Recommended Maximum Clock Frequency: 1000 MHz


Level 1 cache per Core: 16KiB data cache / 16 KiB instruction cache
Level 2 cache per Core: 256 KiB


Semiconductor Technology: CMOS
Minimum Feature Size: 65 nm
Contacts: 379 pins
Supply Voltage: 1.2 V

Additional Details

Special Features: XBurst SIMD instruction set, 8-stage pipeline, 16/32-bit LP-DDR/DDR/DDR2 SD RAM interface, 8/16-bit SRAM interface, NOR Flash SLC/MLC/TLC NAND Flash interface, 4/8/12/16/20/24 bit ECC, SRAM interface, 12-ch DMA, 500MHz Xburst VPU, 1080p HD video decode, 444MHz Vivante GC860 GPU, OpenGL ES2.0 and ES1.0, OpenVG1.1, AC97/I2S/SPDIF, Audio Codec, LCD interface, LVDS, TV Encoder, EPD interface, 16.7MP camera interface, Touch ADC, 1-wire, PCM, I2C, SPI, UART, SIM-IF, SD/MMC/SDIO, USB Host, USB OTG 2.0, TS-IF, GPIO, Ethernet MAC, OTP Slave
Related Page: http://en.ingenic.cn/product.aspx?ID=78
Datasheet Time: Dec 13, 11 15:05:13
Datasheet Views: 14617 views

Jump to top | Contact | Database Licensing | Banner & Text Link Advertising | Help | Privacy Policy | PDAdb.net Micro Edition (c) 2006-2016 PDAdb.net All rights reserved. | PDAdb Engine: v1.7.90 (2012/02/25)  pdadb.net | smartphonedb.net | smartphonedb.com | tabletdb.net