PDAdb.net
infinitely detailed




FacebookGoogle PlusRSS FeedTwitter







Ad blocking makes impossible to maintain PDAdb.net

Welcome to PDAdb.net. We have been publishing up-to-date, in-depth specs of smartphones, tablets, PDAs and other mobile devices with undiminished enthusiasm for more than 10 years.
We are in big trouble now. The site was fully reengineered back in Oct, 2016. This project was comprehensive, thus expensive and we faced financial difficulties soon. Our primary source of income is publishing advertisements on the site. You and a significant portion of PDAdb.net visitors use ad blockers against PDAdb.net which is steadily making impossible to maintain the site.
Please support us and consider turning off ad blocking to keep PDAdb.net alive. Thank you, PDAdb.net

Apple A9 APL1022 (S8003) datasheet

Collapse datasheetCollapse datasheet | Add this item to the comparisonAdd to compare

Generel Characteristics
DesignerCompany which designed the semiconductor component Apple
Type A9 APL1022
FabPlant which fabricates the semiconductor component TSMC
Codename S8003
Year Released 2015
FunctionMain function of the component Multi-core Application Processor

ArchitectureArchitecture
Width of Machine WordMaximum bitwidth of ALU operands. Width of machine word can also be defined in different ways (register width, instruction width, etc.) in case of recent microprocessors. 64 bit
Supported Instruction Set(s) ARMv8-A (A32, A64)
Number of processor core(s) 2
Type of processor core(s)Type and allocation of processor core(s) 2x Apple Twister cores


BusesBuses
Memory Interface(s) mobile (LP) DDR4 SDRAM
Max. Clock Frequency of Memory IFClock frequency of fastest supported memory interface 800 MHz
Data Bus WidthMaximum selectable bit width of primary data bus (RAM) of memory interface 64 bit
Number of data bus channels 2 ch
Max. Data RateMaximal throughput of the fastest supported memory interface in 1000 megabyte per seconds units. 25.6 Gbyte/s

Clock FrequenciesClock Frequencies
Recommended Maximum Clock Frequency 1840 MHz max.

Cache MemoriesCache Memories
L1 Instruction Cache per CoreCapacity of level 1 instruction cache per processor core 64 Kbyte I-Cache
L1 Data Cache per CoreCapacity of level 1 data cache per processor core 64 Kbyte D-Cache
Total L2 CacheCapacity of level 2 cache shared between processor core(s) 3072 Kbyte L2

Technology and Packaging
Feature SizeThe minimum physical dimension in the integrated circuit which can be fabricated with the given semiconductor technology 16 nm
Semiconductor Technology CMOSComplementary Metal-oxide - Semiconductor Field Effect Transistor

Additional Features
Embedded GPUManufactuer (or IP designer) and type of embedded graphics coprocessor(s). IMG PowerVR GT7600 GPU
Number of GPU cores 6-core GPU
Special Features 2x Custom Apple Twister 64-bit ARMv8-compatible (AArch32-AArch64) Harvard Superscalar processor cores, HMP, ARM VFPv4, 4 Mbyte (victim) L3 cache, dual-channel 64-bit LP-DDR4 SDRAM interface (25.6 Gbyte/s), NAND flash, moviNAND, SATA, eMMC interface, 6-core PowerVR GT7600 GPU, embedded GPS module, HDMI, 2160p video encode, 2160p video decode
Supported GPS protocol(s) Yes


Datasheet Attributes
Data IntegrityData integrity level determines the integrity of the published information. Final datasheets are not intended to be modified in the future, preliminary ones can be based on unofficial information or speculations, incomplete ones are also preliminary b Preliminary
AddedThe exact time of the datasheet addition 2016-09-15 12:35
 
You are here: Processor Database \ Apple A9 APL1022 (S8003) datasheet