PhoneDB - infinitely detailed




FacebookGoogle PlusRSS FeedTwitter

Generel CharacteristicsGenerel Characteristics: 
DesignerCompany which designed the semiconductor component Marvell
Type Armada 510
Year Released 2010
FunctionMain function of the component  Application Processor

ArchitectureArchitecture: 
Width of Machine WordMaximum bitwidth of ALU operands. Width of machine word can also be defined in different ways (register width, instruction width, etc.) in case of recent microprocessors. 32 bit
Supported Instruction Set(s) ARMv7, WMMX2
Number of processor core(s) 1
Type of processor core(s)Type and allocation of processor core(s) Marvell Sheeva

BusesBuses: 
Memory Interface(s):   mobile (LP) DDR SDRAM , mobile (LP) DDR3 SDRAM
Data Bus WidthMaximum selectable bit width of primary data bus (RAM) of memory interface 32 bit
Number of data bus channels 1 ch
Non-volatile Memory Data Bus WidthMaximum selectable bit width of secondary data (non-volatile storage) bus of memory interface 8 bit
Non-volatile Memory InterfaceInterface which determines physical layer towards the NV memory  SATASATA revision 1.0 (2003) offering 1.5 Gbit/s data rate


Clock FrequenciesClock Frequencies: 
Recommended Minimum Clock Frequency 1200 MHz min.
Recommended Maximum Clock Frequency N/A

Cache MemoriesCache Memories: 
L1 Instruction Cache per CoreCapacity of level 1 instruction cache per processor core 32 Kbyte I-Cache
L1 Data Cache per CoreCapacity of level 1 data cache per processor core 32 Kbyte D-Cache
Total L2 CacheCapacity of level 2 cache shared between processor core(s) 512 Kbyte L2

Technology and PackagingTechnology and Packaging: 
Semiconductor Technology:   CMOSComplementary Metal-oxide - Semiconductor Field Effect Transistor

Graphical SubsystemGraphical Subsystem: 
Embedded GPUManufactuer (or IP designer) and type of embedded graphics coprocessor(s). N/A

Cellular CommunicationCellular Communication: 

Supported Cellular Data LinksList of supported cellular data links  No

Satellite NavigationSatellite Navigation: 

Supported GPS protocol(s):   No

Additional InformationAdditional Information: 
Special Features Marvell Sheeva Superscalar processor core, integrated FPU v.3, 32-bit LP-DDR/DDR2/DDR3 SD RAM interface, NAND Flash support, integrated Marvell GC600 2D/3D graphics engine, 1080p H.264 30fps Decode, 1080p 30fps H.264 Encode, Up to 8 megapixel camera support, USB 2.0 host, USB 2.0 OTG, HDMI v1.3a TV out support, Wi-Fi, SATA, Ethernet, PCI Express, SDIO support

Datasheet AttributesDatasheet Attributes: 

Related Page URL
Data IntegrityData integrity level determines the integrity of the published information. Final datasheets are not intended to be modified in the future, preliminary ones can be based on unofficial information or speculations, incomplete ones are also preliminary b  Preliminary
AddedThe exact time of the datasheet addition 2010-03-19 23:35
 
You are here: Processor Specs \ Marvell Armada 510 datasheet