|
|
Designer |
ZiiLABS |
| Type: | ZMS-05 |
| Year Released: | 2009 |
| Function |
Multi-core Application Processor |
|
|
| Width of Machine Word |
32 bit |
| Supported Instruction Set(s): | ARMv5TEJ |
| Type of processor core(s) |
ARM926EJ-S |
| Number of processor core(s): | single-core |
|
|
| Memory Interface(s): | SDRAM , DDR SDRAM , LPDDR SDRAM , DDR2 SDRAM |
| Data Bus Width |
64 bit |
| Number of data bus channels: | 1 ch |
| Non-volatile Memory Data Bus Width |
32 bit |
| Non-volatile Memory Interface |
NAND Flash Interface , NOR Flash Interface |
|
|
| Recommended Maximum Clock Frequency: | 666 MHz max. |
|
|
| L1 Data Cache per Core |
16 Kbyte D-Cache |
|
|
| Semiconductor Technology: |
CMOS |
|
|
| Embedded GPU |
N/A |
|
|
| Supported Cellular Data Links |
No |
|
|
| Supported GPS protocol(s): | No |
|
|
| Special Features: | Dual ARM926EJ-S cores, SIMD Media Processing Array (24.. ›› |
|
|
| Data Integrity |
Final |
| Added |
2010-07-14 22:28 |
| Tweet | |
All details | 
Add to compare
All details | Add to compareAll details | Add to compareAll details | Add to compareAll details | Add to compareAll details | Add to compareAll details | Add to compareAll details | Add to compare
All details | Add to compareAll details | Add to compare
Device Specs 
Firmware 
Processor Specs 
OS Specs 
Mobile Operators 
Generel Characteristics: 
Expand datasheet
Architecture: 
Buses: 
Clock Frequencies: 
Cache Memories: 
Technology and Packaging: 
Graphical Subsystem: 
Cellular Communication: 
Satellite Navigation: 
Additional Information: 
Datasheet Attributes: 