|
|
Designer |
Intel |
| Type: | Core M 5th Gen M-5Y10 |
| Codename: | Broadwell |
| Year Released: | 2014 |
| Function |
Multi-core Application Processor |
|
|
| Width of Machine Word |
64 bit |
| Supported Instruction Set(s): | IA-64 (x86-64), MMX, SSE, SSE2, SSE3, SSE4, SSE 4.1 |
| Type of processor core(s) |
2x Intel Core M |
| Number of processor core(s): | dual-core |
|
|
| Memory Interface(s): | DDR3L SDRAM , DDR3L-RS SDRAM , LPDDR3 SDRAM |
| Max. Clock Frequency of Memory IF |
800 MHz |
| Data Bus Width |
64 bit |
| Number of data bus channels: | 2 ch |
| Max. Data Rate |
25.6 Gbyte/s |
| Non-volatile Memory Interface |
Yes |
|
|
| Internal Systembus Clock: | 800 MHz |
| Recommended Maximum Clock Frequency: | 2000 MHz max. |
|
|
| L1 Instruction Cache per Core |
32 Kbyte I-Cache |
| L1 Data Cache per Core |
32 Kbyte D-Cache |
| Total L2 Cache |
512 Kbyte L2 |
| Total L3 Cache: | 4096 Kbyte L3 |
|
|
| Feature Size |
14 nm |
| Semiconductor Technology: |
CMOS |
| Number of Transistors Integrated: | 1300000000 |
| Fab |
Intel |
|
|
| Embedded GPU |
Intel HD Graphics 5300 GPU |
|
|
| Supported Cellular Data Links |
No |
|
|
| Supported GPS protocol(s): | No |
|
|
| Special Features: | Dual Intel Core M processor cores, 32 Kbyte.. ›› |
|
|
| Data Integrity |
Preliminary |
| Added |
2014-12-17 21:06 |
| Tweet | |
All details | 
Add to compareAll details | Add to compareAll details | Add to compareAll details | Add to compare
All details | Add to compare
Device Specs
Firmware 
Processor Specs 
OS Specs 
Mobile Operators 
Generel Characteristics: 
Expand datasheet
Architecture: 
Buses: 
Clock Frequencies: 
Cache Memories: 
Technology and Packaging: 
Graphical Subsystem: 
Cellular Communication: 
Satellite Navigation: 
Additional Information: 
Datasheet Attributes: 
