|
|
Designer |
Toshiba |
| Type: | TMPR4925 |
| Codename: | TX4925 |
| Year Released: | 2001 |
| Function |
Application Processor |
|
|
| Width of Machine Word |
64 bit |
| Supported Instruction Set(s): | MIPS I, MIPS II, MIPS III |
| Type of processor core(s) |
MIPS R4000 (Toshiba TX49/H2) |
| Number of processor core(s): | single-core |
|
|
| Memory Interface(s): | Yes |
| Data Bus Width |
64 bit |
| Number of data bus channels: | 1 ch |
| Non-volatile Memory Interface |
No |
|
|
| Internal Systembus Clock: | 80 MHz |
| Recommended Maximum Clock Frequency: | N/A |
|
|
| L1 Instruction Cache per Core |
16 Kbyte I-Cache |
| L1 Data Cache per Core |
16 Kbyte D-Cache |
|
|
| Semiconductor Technology: |
CMOS |
|
|
| Embedded GPU |
N/A |
|
|
| Supported Cellular Data Links |
No |
|
|
|
|
| Data Integrity |
Final |
| Added |
2006-01-01 06:00 |
| Tweet | |
Device Specs 
Firmware 
Processor Specs 
OS Specs 
Mobile Operators 
Generel Characteristics: 
Expand datasheet
Add to compare
Architecture: 
Buses: 
Clock Frequencies: 
Cache Memories: 
Technology and Packaging: 
Graphical Subsystem: 
Cellular Communication: 
Additional Information: 
Datasheet Attributes: