|
|
Designer![]() |
Apple |
Type: | M1 Ultra APL1106 / APL1W06 |
Codename: | T6002 |
Year Released: | 2022 |
Function![]() |
SoC |
|
|
Width of Machine Word![]() |
64 bit |
Supported Instruction Set(s): | ARMv8.6-A (A32, A64) |
Type of processor core(s)![]() |
16x Apple Firestorm + 4x Apple Icestorm cores |
Number of processor core(s): | octa-core |
|
|
Memory Interface(s): | LPDDR5 SDRAM |
Max. Clock Frequency of Memory IF![]() |
3200 MHz |
Data Bus Width![]() |
64 bit |
Number of data bus channels: | 16 ch |
Max. Data Rate![]() |
819.2 Gbyte/s |
Non-volatile Memory Interface![]() |
eMMC 5.1
, moviNAND![]() ![]() ![]() ![]() ![]() ![]() |
|
|
Recommended Minimum Clock Frequency: | 600 MHz min. |
Recommended Maximum Clock Frequency: | 3228 MHz max. |
|
|
L1 Instruction Cache per Core![]() |
192 Kbyte I-Cache |
L1 Data Cache per Core![]() |
128 Kbyte D-Cache |
Total L2 Cache![]() |
57344 Kbyte L2 |
Total L3 Cache: | 98304 Kbyte L3 |
|
|
Feature Size![]() |
5 nm |
Semiconductor Technology: |
CMOS![]() |
Number of Transistors Integrated: | 114000000000 |
Fab![]() |
TSMC |
|
|
Embedded GPU![]() |
Apple M1 Max GPU |
Number of GPU cores: | 64-core GPU |
|
|
Supported Cellular Data Links![]() |
No |
|
|
Supported GPS protocol(s): | No |
|
|
Special Features: | 16x high-performance Apple Firestorm 64-bit ARMv8-compatible (AArch32-AArch64) Harvard.. ›› |
|
|
Data Integrity![]() |
Final |
Added![]() |
2022-07-05 15:21 |
Tweet | |