PDAdb.net
infinitely detailed




FacebookGoogle PlusRSS FeedTwitter







Ad blocking makes impossible to maintain PDAdb.net

Welcome to PDAdb.net. We have been publishing up-to-date, in-depth specs of smartphones, tablets, PDAs and other mobile devices with undiminished enthusiasm for more than 10 years.
We are in big trouble now. The site was fully reengineered back in Oct, 2016. This project was comprehensive, thus expensive and we faced financial difficulties soon. Our primary source of income is publishing advertisements on the site. You and a significant portion of PDAdb.net visitors use ad blockers against PDAdb.net which is steadily making impossible to maintain the site.
Please support us and consider turning off ad blocking to keep PDAdb.net alive. Thank you, PDAdb.net

Intel Core 6th Gen i3-6006U (Skylake)

Collapse datasheetExpand datasheet | Add this item to the comparisonAdd to compare

Generel Characteristics
DesignerCompany which designed the semiconductor component Intel
Type Core 6th Gen i3-6006U
FabPlant which fabricates the semiconductor component Intel
Codename Skylake
Year Released 2016
FunctionMain function of the component Multi-core Application Processor

ArchitectureArchitecture
Width of Machine WordMaximum bitwidth of ALU operands. Width of machine word can also be defined in different ways (register width, instruction width, etc.) in case of recent microprocessors. 64 bit
Supported Instruction Set(s) IA-64 (x86-64), MMX, SSE, SSE2, SSE3, SSE4, SSE 4.1, SSE 4.2
Type of processor core(s)Type and allocation of processor core(s) 2x Intel Skylake-U
Number of processor core(s) dual-core


BusesBuses
Memory Interface(s) DDR3L SDRAM, LPDDR3 SDRAM
Data Bus WidthMaximum selectable bit width of primary data bus (RAM) of memory interface 64 bit
Number of data bus channels 2 ch

Clock FrequenciesClock Frequencies
Recommended Maximum Clock Frequency 2000 MHz max.

Cache MemoriesCache Memories
L1 Instruction Cache per CoreCapacity of level 1 instruction cache per processor core 32 Kbyte I-Cache
L1 Data Cache per CoreCapacity of level 1 data cache per processor core 32 Kbyte D-Cache
Total L2 CacheCapacity of level 2 cache shared between processor core(s) 512 Kbyte L2
Total L3 Cache 3072 Kbyte L3

Technology and Packaging
Feature SizeThe minimum physical dimension in the integrated circuit which can be fabricated with the given semiconductor technology 14 nm
Semiconductor Technology CMOSComplementary Metal-oxide - Semiconductor Field Effect Transistor
PinsNumber of pins on the package 1356 pins

Additional Features
Embedded GPUManufactuer (or IP designer) and type of embedded graphics coprocessor(s). Intel Iris Graphics 520 GPU
GPU Clock 300 MHz
Special Features Dual Intel Core i5 Skylake-U processor cores, 32..


Datasheet Attributes
Data IntegrityData integrity level determines the integrity of the published information. Final datasheets are not intended to be modified in the future, preliminary ones can be based on unofficial information or speculations, incomplete ones are also preliminary b Preliminary
AddedThe exact time of the datasheet addition 2016-12-06 23:10
 
You are here: Processor Database \ Intel Core 6th Gen i3-6006U (Skylake)